Abstract This paper deals with a top down design methodology to DSP algorithms based on FPGA. Additionally, DSP algorithms, such as FIR filters, fast Fourier transform (FFT), and the high-frequency resonance technique (HFRT), are implemented in the hardware embedded in the FPGA using a MATLAB/SIMULINK model. The principle idea of this approach is the advantage of a MATLAB/SIMULINK model created to be generic, flexible and can be easily changed at the end user. To validate our approach, an HFRT algorithm to identification the fault in rolling bearings is implemented in FPGA.
Introduction
Techniques for monitoring the condition of machinery and equipment are widely used in almost all industries with applications in automation and predictive maintenance, and the roller bearing are one of the main elements on the focus of the monitoring procedures through vibration analysis because the possibility of calculating their fault frequencies from its geometric characteristics [1] [2] [3] [4] .
The fast Fourier transform (FFT) is just a very efficient DSP algorithm used to perform frequency-domain analysis. The need for averaging the FFT spectra is determined by whether the signal contains random components [4, 5, 6, 7] .
In contrast with a general-purpose computer that works with various devices and processes, embedded systems based in FPGA are aimed at tasks that require a DSP algorithms [8 -11] .
FPGAs offer ample quantities of logic and register resources that can be easily adapted to support the fine-grained parallelism of many pipelined digital signal processing (DSP) applications. With current logic capacities exceeding one million gates per device, substantial logic functionality can be implemented in each programmable device.
This paper presents a method for the design of DSP algorithms based in MATLAB/SIMILINK. The DSP algorithms were implemented in an FPGA to provide online fault identification in a rotary machine [6] [7] [8] . Further, MATLAB/SIMULINK software was used for both prototyping the DSP algorithms in terms of functional blocks and for simulation. The DSP Builder software tool was used with MATLAB/SIMULINK to support the design and the direct compilation of DSP routines to the FPGAs [11, 12] .
The development of DSP algorithms
The process of developing a DSP algorithm is done normally with the aid a mathematical tool. For example, MATLAB and its SIMULINK toolbox.
In the development process, the function of this software is to provide a simulation environment to test the algorithm and compare the simulation result with the expected values, thus validating the algorithm developed.
The integrated use of MATLAB and SIMULINK allows the development of algorithms and systems very efficiently, allowing developing parts of the algorithm (file .M), simulating these parts individually and then integrating them into complete system. . Figure 1 shows the flow of complete DSP design using MATLAB and SIMULINK. The development system allows, since the development and simulation of the system was completed, generate code in language C or VHDL hardware description code.
The MATLAB Software
MATLAB software provides a development environment focused on the development of archives in the format .M, files written in language description of functions and mathematical operations. In Figure 2 can be seen a window of MATLAB with the various elements present in the interface. 
The SIMULINK Toolbox
Simulink toolbox is a graphical environment for developing systems that runs using the capabilities of MATLAB. The SIMULINK starts from MATLAB, as can be seen in detail in Figure 2 . The window implemented with a SIMULINK model can be seen in Figure 3 , further showing a graphical window, a system window for the conversion of a program in language C and a MATLAB window used to send commands to the system. 
Implementing DSP algorithms in FPGA
The implementation of DSP algorithms in FPGA is usually done in two steps: the first step the algorithm is developed and simulated in a development environment such as MATLAB/SIMULINK. Once completed the development phase and the simulation of the algorithm, according to the initial specifications, the second phase begins that is converting the algorithm into a hardware description language (VHDL) and its implementation on FPGA. The second step is carried out in several steps as illustrated in Figure 4 . 
The DSP Builder Toolbox
The DSP Builder toolbox is a development tool that integrates into a single environmental the design flow of MATLAB/SIMULINK and FPGA. DSP Builder allows to implement a DSP algorithm, simulate the system and, once the stage of development has been completed, convert the algorithm to RTL code in VHDL, simulate the RTL code using same test vectors used in SIMULINK and finally build the project, load it into hardware FPGA and test hardware in the system complete.
In Figure 5 can be seen the design flow complete using DSP Builder, MATLAB/SIMULINK and hardware FPGA The contact between the balls and the inner and outer races is assumed to be a pure rolling contact. The inner race ( bi f ), outer race ( bo f ), rolling element ( bs f ), and cage ( c f ) faults generate vibration spectra with unique frequency components. These frequencies, known as the characteristic fault frequencies, can be found by the following equations and, are functions of the running speed of the motor, pitch diameter, ball diameter, and number of balls in the bearing.
cos 2
bi i z d f f D α   = × +     (1) 1 cos 2 bo i z d f f D α   = × −     (2) 2 2 1 ( ) cos 2 bs i D d f f d D α   = × −     (3) 1 1 cos 2 c i d f f D α   = × −    (4)
Fault Identification Methods
Some studies have used higher-order spectra to detect a fault frequency from modulated frequencies in a rolling bearing [16, 17] . This technique is useful when there is a simple modulation. However, in complex modulations, it is difficult to obtain a good result with this method. In this case study, the principle of envelope or high-frequency resonance technique (HFRT) was used.
The principle of the envelope technique or HFRT can be summarized as follows: when a defect on a runway (internal or external) or in a rolling ball hits another surface (or track ball), the energy of this impact is evenly distributed along a long band of the frequency spectrum. Also the impact excites the resonant frequencies of the rolling bearing and its mechanical system, thus the vibration of the structure occurs predominantly in its natural frequencies [17, 19, and 20] . A series of impacts in a defective bearing are evenly spaced due to geometrical characteristics of the bearing and will cause equally spaced pulses in the signal collected bearing.
In the high frequency resonance technique the bands are with areas of resonant frequencies of the system are selected in order to eliminate the background noise (usually the background noise is located at frequencies lower than the resonance of the system, hence the name analysis of high frequency bands). Once the frequency band for envelope analysis is identified the filtering operation and demodulation can be applied to identify the fault [20] . Figure 6 shows a diagram of HFRT technique that was used as a reference for the development of HFRT algorithm (DSP). 
Prototype Setup
To verify theoretical results, an apparatus is prepared. It consist of a computer, a data acquisition board, an amplifier and signal conditioner, an accelerometer, and a 3-phase, 220V, 4 pole, 60 Hz, ½ CV induction motor. Bearing model NSK 6205 was used to test, with previously known faults.
The sensor used for the data acquisition of motor vibration was the accelerometer B&K, model 4371, with sensitivity of 9.77 pC/g, mounted on the motor structure. The output vibration signal from the accelerometer was amplified and conditioned by an instrument model 133 from Endevco. The output signal conditioner was connected to the input of a data acquisition board, model NI USB-9234 from National Instruments with four analog input channels, a 24-bit resolution and a maximum acquisition rate of 51.2 kS/s.
The experimental procedure was performed so that the system acquired data at a frequency of 10 kHz, during 4 seconds, comprising a total of 40000 samples for processing and analysis by the HFRT algorithms routines.
Implementation of HFRT algorithms in FPGA Hardware
The libraries containing functional blocks of the Simulink/DSP Builder software facilitated the construction of the basic structure of the HFRT algorithms. The FPGA platform used is based on an Altera Cyclone II EP2C35F672C6 device. The FPGA core board is the most important component of the embedded system. In this case study, an Altera DE2 board, shown in Figure 7 , was used. The relevant features on the board are (i) an SRAM with 512 KB, (ii) a 4 MB flash memory, (iii) 2 Mb block RAMs in the FPGA, (iv) a USB port, (v) a 24-bit audio Codec to signal of the accelerometer and (vi) a liquid-crystal display (LCD).
After the HFRT algorithm model is verified in the MATLAB/SIMULINK software to have no errors, the DSP Builder software is operated to transform the model into VHDL language. The designed model files are analyzed and then transformed into general hardware description language files for the selection of chip type and clock cycle. After the hardware description files based on the register-transfer level (RTL) are acquired, the DSP Builder software automatically completed integration, adaptation, and timing analysis. Finally, the files to be downloaded onto the FPGA are generated. The working condition of the HFRT algorithms embedded in the FPGA is consistent with the simulation results, thus meeting the design requirements. Figure 8 shows the results obtained with the HFRT algorithms. Fig. 8a shows the spectrum of the vibration signal demodulated with the identification of the five largest amplitude peaks of the spectrum to locate the characteristic fault frequency of the inner race. Here, the relevant frequency component (135.01 Hz) can be easily located. Fig.  8b shows the vibration signal spectrum with the location of the outer race characteristic fault frequency (89.50 Hz). It is observed that the amplitude of fault frequencies can be obtained with the DSP algorithm of the HFRT technique. 
Experimental Results

Conclusion
This work presents a methodology for rapid prototyping of DSP algorithms to measure mechanical vibration in rotating machinery. Considering the current scenario of ever increasing demand for integrated design and validation solutions for digital systems, the use of design tools to expedite the implementation of different architecture tools, which allow future modifications, upgrades, and expansions of the system on the same hardware by the end user, for modeling industrial instruments becomes necessary.
The results show that the proposed method was efficient, facilitated design flow, and significantly reduced the time and cost associated with prototype design. The test results of the prototype digital system show that the specified objectives were achieved, especially with respect to the implementation of a DSP algorithms as FFT, Filter, and HFRT technique in FPGA for fault identification in rotary machines.
This method uses a high-level behavioral description of the DSP algorithms that, for instance, allows the researcher to replace the Fourier transform method by the Wavelet transform method in a short time, without requiring new hardware. The implementation can be simulated and then deployed in an FPGA-based vibration analysis hardware setup.
